Description
ASIC Verification using System Verilog (SV) + Project Demo 2025-7 is a Udemy course taught by VLSI Mentor. Language: English; Duration: 18 hours and 40 minutes; 12 lessons.
Course specifications
- Publisher
- Udemy
- Instructors
- VLSI Mentor
- Language
- English
- Level
- Expert
- Duration
- 18 hours and 40 minutes
- Lecture count
- 12
- Quality
- 1080p
- Edition
- 2025-7
Course topics
View course topics
The course topics image is temporarily unavailable.
Prerequisites
- Prerequisite topics include Linux.
Pictures
This picture is temporarily unavailable.
Introduction video
How to open the files
Extract the files and play the included course media with a compatible player.
Download resources
Choose one edition and keep its parts together. Alternate providers are available when listed.
2025-7 · 1080
Direct downloads
2025-7 · 1080
Size
11.93 GB
Leave a Reply
Signed-in member comments appear immediately.